rachel2020regds.pdf

N/A

ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist Rachel Selina Rajarathnam† , Yibo Lin‡ , Yier Jin∗ and David Z. Pan† † Department of Electrical & Computer Engineering, The University of Texas at Austin, TX, USA ‡ School of Electronics Engineering & Computer Science, Peking University, Beijing, China ∗ Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA rachelselina.r@utexas.edu, yibolin@pku.edu.cn,…

saved by

• Jianmin Chen

related reading

• Layman's Guide to IC Reverse Engineeringsiliconzoo.org
• KLayout Layout Viewer And Editorklayout.de
• Command Reference - YosysHQ Yosys 0.69-dev documentationyosyshq.readthedocs.io
• open-eda-course/yosys-tutorial/yosys-tutorial.md at main · asinghani/open-eda-coursegithub.com
• A primer on digital circuit synthesisyosyshq.readthedocs.io
• The fundamentals of timing in logic design01signal.com
• PDKzerotoasiccourse.com
• Application Specific Integrated Circuit (ASIC) Floorplan Automation - Part Imakinarocks.github.io
• Inside the 74181 ALU chip: die photos and reverse engineeringrighto.com
• On solving the Jane Street Reverse Engineering Challengejestoph.com
• Ending an Ugly Chapter in Chip Designspectrum.ieee.org
• tscircuit - Code Electronics with Reacttscircuit.com