rachel2020regds.pdf
cadforassurance.org · 6,459 words · saved by 1 readers
N/A
ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist Rachel Selina Rajarathnam† , Yibo Lin‡ , Yier Jin∗ and David Z. Pan† † Department of Electrical & Computer Engineering, The University of Texas at Austin, TX, USA ‡ School of Electronics Engineering & Computer Science, Peking University, Beijing, China ∗ Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA rachelselina.r@utexas.edu, yibolin@pku.edu.cn,…
saved by
related reading
- Application Specific Integrated Circuit (ASIC) Floorplan Automation - Part Imakinarocks.github.io
- A primer on digital circuit synthesisyosyshq.readthedocs.io
- KLayout Layout Viewer And Editorklayout.de
- Layman's Guide to IC Reverse Engineeringsiliconzoo.org
- Circuit Tracing: Revealing Computational Graphs in Language Modelstransformer-circuits.pub
- c5aa65949d20f6b20e1a922c13d974e7-Paper.pdfproceedings.neurips.cc
- A Gentle Introduction to Yao's Garbled Circuitsweb.mit.edu
- [2603.08716] Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPUarxiv.org
- Chip design from the bottom up – Reiner Popeyoutube.com
- Evaluating and Enhancing Robustness of Deep Recommendation Systems Against Hardware Errorsarxiv.org
- Towards Automated Circuit Discovery for Mechanistic Interpretabilityarxiv.org
- GitHub - zeroasiccorp/logikbench: Digital logic benchmark suite · GitHubgithub.com