zeroasiccorp/logikbench: Digital logic benchmark suite ·
github.com · 6,113 words · saved by 1 readers
Digital logic benchmark suite
Why LogikBench LogikBench is a large hybrid benchmark suite of human authored and AI generated Verilog RTL circuits. Use cases includes objective evaluation of EDA algorithms/tools, PDKs, architectures, model/LLMs, compute infrastructure, (and more...). "Sunlight is said to be the best of disinfectants." --Supreme Court Justice Louis Brandeis Challenge LogikBench Solution "No Spec CPU for RTL" 250 robust Verilog RTL benchmark circuits (>1M LOC) Circuit diversity Broad mix of circuit types, sizes, and source origins Size diversity Per-circuit parameterization across multiple scales Trust Docume
saved by
related reading
- [2603.08716] Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPUarxiv.org
- OpenFASOC: Open Source Fully-Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits [CHIPS Alliance]chipsalliance.org
- GitHub - openai/mle-bench: MLE-bench is a benchmark for measuring how well AI agents perform at machine learning engineeringgithub.com
- Meta harness makes 10 times better Kimi K3 chipluoluo.ai
- KernelBench: Can LLMs Write GPU Kernels?scalingintelligence.stanford.edu
- Senior SWE-Benchsenior-swe-bench.snorkel.ai
- GitHub - adam-maj/tiny-gpu: A minimal GPU design in Verilog to learn how GPUs work from the ground up · GitHubgithub.com
- ProgramBenchprogrambench.com
- tscircuit - Code Electronics with Reacttscircuit.com
- Architect Labsarchitectlabs.com
- GitHub - BuildIt-lang/buildit: Online demo without installing at - https://buildit.so/tryitgithub.com
- Open-Source Agentic Inference Benchmark | InferenceXinferencex.semianalysis.com