flâneur

KLayout Layout Viewer And Editor

klayout.de · 2,644 words · saved by 1 readers

KLayout Documentation (Qt 5): Main Index » KLayout User Manual » Layout vs. Schematic (LVS) » LVS Introduction For introducing the LVS feature we consider the most simple CMOS structure there is: the two-transistor inverter. The inverter consists of two MOS transistors. A single transistor is made from an active region (a rectangle on the ACTIVE layer) and a gate (POLY layer) crossing the active region. The gate forms the channel from source to drain regions (left and right of gate). Contacts (CONTACT) provide connections from the first metal layer (METAL1) to the gate polysilicon (POLY) and to source/drain regions (where over ACTIVE). Via holes (VIA1) provide connections from the first (METAL1) to the second metal (METAL2). Finally, specific devices are formed by the source/drain implants which is n+ (NPLUS marker) for NMOS and p+ (PPLUS marker) for PMOS devices. PMOS devices sit in a n implant region (n-well) which forms the p-channel region. NMOS devices are built over substrate whi

KLayout Documentation (Qt 5): Main Index » KLayout User Manual » Layout vs. Schematic (LVS) » LVS Introduction LVS Introduction LVS introduction Sample LVS script Anatomy of the LVS script Inverter with tie-down diodes LVS introduction For introducing the LVS feature we consider the most simple CMOS structure there is: the two-transistor inverter. Layout The inverter consists of two MOS transistors. A single transistor is made from an active region (a rectangle on the ACTIVE layer) and a gate (POLY layer) crossing the active region. The gate forms the channel from source to drain…

saved by

related reading