01signal: The fundamentals of timing in logic design
It's impossible to get the timing done correctly without knowing a few basic topics in logic design. This page explains a few fundamental concepts, which are the basis for the rest of this series of pages. Everything that is written below is taught in academic courses about logic design. However, not everyone who works with FPGAs have taken a course of this sort, and even those who have taken such course don't necessarily remember everything. This page is intended to fill the missing parts, if such exist. Feel free to skip the parts on this page that you already know, but it's still recommended to read through everything, even if this reading is superficial. The last sections on this page are in particular important for understanding the next pages in this series. Before getting into the concepts that relate to timing, I shall make a quick review of some relevant terms in logic design. If any of these terms isn't known already, I suggest making yourself familiar with it before continui
This page belongs to a series of pages about timing. About this page It's impossible to get the timing done correctly without knowing a few basic topics in logic design. This page explains a few fundamental concepts, which are the basis for the rest of this series of pages. Everything that is written below is taught in academic courses about logic design. However, not everyone who works with FPGAs has taken a course of this sort, and even those who have taken such a course don't necessarily remember everything. This page is intended to fill the missing parts, if such exist. Feel free to…
saved by
related reading
- A primer on digital circuit synthesisyosyshq.readthedocs.io
- open-eda-course/yosys-tutorial/yosys-tutorial.md at main · asinghani/open-eda-coursegithub.com
- How FPGAs work, and why you'll buy oneyosefk.com
- Some Simple Clock-Domain Crossing Solutionszipcpu.com
- Time, Clocks, and the Ordering of Events in a Distributed Systemlamport.azurewebsites.net
- Lab 3: State and Registers | Computer Architecturecomp.anu.edu.au
- AMD Customer Communityadaptivesupport.amd.com
- What Every Programmer Should Know About Memorypeople.freebsd.org
- FPGA, SystemVerilog, Designsmarkharvey.info
- The Road To Building a GPU - Part 1 - Blinking an LEDyoutube.com
- fpga - Using MMCM/PLL source clock pin elsewhere in design breaks timing - Electrical Engineering Stack Exchangeelectronics.stackexchange.com
- Design Tradeoffscomputationstructures.org