Partcl — GPU Accelerated EDA
partcl.com · 122 words · saved by 1 readers
GPU-accelerated tools for RTL optimization and physical design.
The Feedback Loop for AI-Speed Chip Design scroll for the demo A recorded session: change one line of RTL in a 1.1M-cell MAC array, and boson answers with a synthesized, GPU-timed verdict in about a minute — a feedback loop tight enough for an agent. Products About Partcl Founded by two Stanford PhD students who left to rebuild physical design for the GPU, with engineering roots at Nvidia and Apple, Partcl is backed by Khosla Ventures and Y Combinator and in deployment with production silicon teams today. Meet the team → Free Academic Licenses We offer free licenses to qualifying…
saved by
related reading
- Architect Labsarchitectlabs.com
- Chip design from the bottom up – Reiner Popeyoutube.com
- Meta harness makes 10 times better Kimi K3 chipluoluo.ai
- Modal: High-performance AI infrastructuremodal.com
- GitHub - adam-maj/tiny-gpu: A minimal GPU design in Verilog to learn how GPUs work from the ground up · GitHubgithub.com
- Parsed | Custom, interpretable AI systems that continuously learnparsed.com
- Tiny TPUtinytpu.com
- South Park Commonssouthparkcommons.com
- Discovered Materials — Accelerating the lab-to-fab timelinediscoveredmaterials.com
- AI EDAs: Is It Real?youtube.com
- The AI Chip Supply Chain — A Primerjoshuamuthu.substack.com
- AI Chip Architecturesjacobpeake.com