The AI Chip Supply Chain — A Primer - by Josh Muthu
joshuamuthu.substack.com · 3,352 words · saved by 2 readers
Who captures the value, and where are the chokepoints?
This post covers part of the (immensely complicated) supply chain of the various chips that are used in AI datacentres1, both for training and inference2. The design and fabrication stage of the chips can be divided into 3 layers, each containing several key industries: Input layer Chip design layer Fab layer This post covers the first two. Time and opportunity cost permitting, I’ll cover the fab layer in a later post, as will the next stage of the chip supply chain — the deployment of these chips within datacentres. Given the complexity of modern chips, electronic design automation…
saved by
related reading
- Dylan Patel — Deep dive on the 3 big bottlenecks to scaling AI computedwarkesh.com
- AI Chip Architecturesjacobpeake.com
- AI EDAs: Is It Real?youtube.com
- chokepoints.ai · the AI compute stack atlaschokepoints.ai
- China's AI Chip Landscape: A Complete Map of Who's Building Whatcrossingriver.substack.com
- AI Chip Architecturesjepeake.com
- How to Build a $20 Billion Semiconductor Fabconstruction-physics.com
- The Insane Complexity of the Semiconductor Global Supply Chainyoutube.com
- Computational Power and AI - AI Now Instituteainowinstitute.org
- AI Chip Owners Documentation – Methodology | Epoch AIepoch.ai
- The Great AI Silicon Shortagenewsletter.semianalysis.com
- How banned AI chips end up in Chinasubstack.com