MatX: High-throughput chips for LLMs

We make the best chips physically possible for the large model needs of frontier labs.

Our goal is to make the best chips physically possible for the large model needs of frontier labs. The MatX One chip delivers higher throughput than any announced product while also matching the best latencies of any products. For training and prefill, it excels on FLOPS; for decode and RL it excels on latency, FLOPS, and long-context support. What we offer The highest FLOPS/mm2. Weights are typically in SRAM, for low latency. Allows >2000 output tokens/second for large 100-layer MoE models. KVs are typically in HBM, to support long context well. The most scale-up interconnect of any…

saved by

• Ratan Kaliani
• Yoyo Yuan
• Nevedhaa Ayyappan
• Yudhister Joel Kumar
• Eric Huang

related reading

• MatX One and our Series B | MatXmatx.com
• An Interview with MatX CEO Reiner Pope About LLM Chipschipstrat.com
• Meta harness makes 10 times better Kimi K3 chipluoluo.ai
• LLM Engineer's Almanac - Advisormodal.com
• MatX AI Chip Startup Raises $500M to Challenge Nvidia | 2026entrepreneurloop.com
• Reiner Pope of MatX on accelerating AI with transformer-optimized chipscheekypint.substack.com
• Wafer | Continual Inferencewafer.ai
• Look Ma, No Bubbles! Designing a Low-Latency Megakernel for Llama-1B · Hazy Researchhazyresearch.stanford.edu
• AI Chip Architecturesjacobpeake.com
• M*: A Modular, Extensible, Serving System for Multimodal Modelsai.stanford.edu
• LLM Inference Performance Engineering: Best Practices | Databricks Blogdatabricks.com
• Reiner Pope – The math behind how LLMs are trained and serveddwarkesh.com